## **AMENDMENTS TO THE CLAIMS**

## Please amend the claims as follows:

- 1. (Currently amended) A memory module for storing data, including:
  - a) a <u>first</u> circuit board having a plurality of electrical terminals <u>for interfacing with a second</u> circuit board;
  - b) a volatile memory device mounted on the first circuit board; and
  - c) a radio transmitter mounted on the <u>first</u> circuit board, the radio transmitter operable to transmit information <u>related to the number of rows on the memory module and the number of columns on the memory module to a radio receiver mounted on the second circuit board thereby enabling a device on the second circuit board to utilize said information to write data to the volatile memory device.</u>
- 2. (Currently amended) A memory module for storing data, comprising:
  - a) a <u>first</u> circuit board having a plurality of electrical terminals <u>for interfacing with a second</u> circuit board;
  - b) a volatile memory device mounted on the <u>first</u> circuit board;
  - c) a non-volatile memory device mounted on the <u>first</u> circuit board, the non-volatile memory device storing <u>memory module information information related to the number of rows on the memory module</u> and the number of columns on the memory module; and
  - d) a radio transmitter mounted on the <u>first</u> circuit board, the radio transmitter operable to receive at least a portion of the information from the non-volatile memory device and transmit the at least a portion of the memory module information to a radio receiver receive

said information from the non-volatile memory device and transmit said information to a radio receiver mounted on the second circuit board thereby enabling a device on the second circuit board to utilize said information to write data to the volatile memory device.

3. (Original) The memory module of claim 2, wherein the volatile memory device is a dynamic random access memory (DRAM) device.

4. (Original) The memory module of claim 2, wherein the volatile memory device is a synchronous dynamic random access memory (SDRAM) device.

- 5. (Original) The memory module of claim 2, wherein the non-volatile memory device is an electrically programmable read only memory (EPROM).
- 6. (Original) The memory module of claim 2, wherein the non-volatile memory device is an electrically erasable programmable read only memory (EEPROM).
- 7. (Original) The memory module of claim 2, wherein the non-volatile memory device is a serial electrically erasable programmable read only memory (SEEPROM).
- 8. (Original) The memory module of claim 2, wherein the non-volatile memory is connected to the radio transmitter via an I<sup>2</sup>C bus.

- 9. (Original) The memory module of claim 2, wherein the radio transmitter is a radio transceiver.
- 10. (Currently amended) The memory module of claim 9, further comprising:
  - e) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine <u>the physical location of the memory module with respect to the second circuit</u> board by determining the signal strength of a radio signal received from a radio a second radio transmitter.
- 11. (Currently amended) The memory module of claim 9, further comprising:
  - e) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine <u>the physical location of the memory module with respect to the second circuit</u>

    <u>board by determining</u> the propagation delay of a radio signal received from <u>a radio</u> <u>a second</u>

    radio transmitter.
- 12. (Currently amended) The memory module of claim 9, wherein the radio transceiver is operable to receive radio signals from a first a second radio transmitter and a second third radio transmitter.
- 13. (Currently amended) The memory module of claim 9, further comprising:
  - e) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine <u>the physical location of the memory module with respect to the second circuit</u>

    <u>board by determining</u> the signal strength of a radio signal received from <u>a first</u> <u>a second radio</u>

9

transmitter and the signal strength of a radio signal received from a second third radio transmitter.

- 14. (Currently amended) The memory module of claim 9, further comprising:
  - e) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine the signal strength of a radio signal received from a <u>first</u> a second radio transmitter, the signal strength of a radio signal received from a <u>second</u> third radio transmitter, and the <u>physical</u> location of the memory module <u>with respect to the second circuit board</u> based upon the determined signal strengths.
- 15. (Currently amended) The memory module of claim 9, further comprising:
  - e) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine <u>the physical location of the memory module with respect to the second circuit</u>

    <u>board by determining</u> the propagation delay of a radio signal received from a <u>first a second</u>

    <u>radio transmitter and the propagation delay of a radio signal received from a <del>second</del> third radio transmitter.</u>
- 16. (Currently amended) The memory module of claim 9, further comprising:
  - e) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine the propagation delay of a radio signal received from a <u>first</u> a second radio transmitter, the propagation delay of a radio signal received from a <u>second</u> third radio transmitter, and the <u>physical</u> location of the memory module <u>with respect to the second</u>

B

circuit board based upon the determined signal propagation delays.

- 17. (Currently amended) The memory module of claim 9, further comprising:
  - e) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine the signal strength and the propagation delay of a radio signal received from a <u>first</u> a <u>second radio</u> transmitter and the signal strength and the propagation delay of a radio signal received from a <u>second third radio</u> transmitter.
- 18. (Currently amended) The memory module of claim 9, further comprising:
  - e) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine the signal strength and the propagation delay of a radio signal received from a <u>first</u> a <u>second radio</u> transmitter, the signal strength and the propagation delay of a radio signal received from a <u>second third radio</u> transmitter, and the location of the memory module <u>with</u> respect to the <u>second circuit board</u> based upon the determined signal strengths and propagation delays.
- 19. (Currently amended) A memory module for storing data, comprising:
  - a) a <u>first circuit board having a plurality of electrical terminals for interfacing with a second circuit board;</u>
  - b) a volatile memory device mounted on the first circuit board; and
  - c) a radio transmitter mounted on the <u>first</u> circuit board, the radio transmitter including a non-volatile memory cell for storing <del>memory module</del> information <u>related to the number of rows on the memory module</u> and the number of columns on the memory module, the radio

Application No.: 09/981,960

transmitter being operable to transmit said information to a radio receiver mounted on the second circuit board thereby enabling a device on the second circuit board to utilize said information to write data to the volatile memory device the radio transmitter being operable to transmit at least a portion of the memory module information to a radio receiver.

- 20. (Original) The memory module of claim 19, wherein the radio transmitter is a radio transceiver.
- 21. (Currently amended) The memory module of claim 20, further comprising:
  - d) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine the signal strength of a radio signal received from a radio transmitter.
- 22. (Currently amended) The memory module of claim 20, further comprising:
  - d) a processor that is mounted on the <u>first</u> circuit board, the processor being operable to determine the propagation delay of a radio signal received from a <u>second</u> radio transmitter.
- 23. (Currently amended) The memory module of claim 20, wherein the radio transceiver is operable to receive radio signals from a <u>first-second</u> radio transmitter and a <u>second</u> third radio transmitter.
- 24. (Currently amended) The memory module of claim 20, further comprising:
  - d) a processor that is operable to determine the signal strength of a radio signal received from a first second radio transmitter and the signal strength of a radio signal received from a

second third radio transmitter.

25. (Currently amended) The memory module of claim 20, further comprising:

d) a processor that is operable to determine the signal strength of a radio signal received

from a first second radio transmitter, the signal strength of a radio signal received from a

second third radio transmitter, and the physical location of the memory module with respect

to the second circuit board based upon the determined signal strengths.

26. (Currently amended) The memory module of claim 20, further comprising:

d) a processor that is operable to determine the propagation delay of a radio signal received

from a first second radio transmitter and the propagation delay of a radio signal received from

a second third radio transmitter.

27. (Currently amended) The memory module of claim 20, further comprising:

d) a processor that is operable to determine the propagation delay of a radio signal received

from a first second radio transmitter, the propagation delay of a radio signal received from a

second third radio transmitter, and the physical location of the memory module with respect

to the second circuit board based upon the determined signal propagation delays.

28. (Currently amended) The memory module of claim 20, further comprising:

d) a processor that is operable to determine the signal strength and the propagation delay of

a radio signal received from a first second radio transmitter and the signal strength and the

propagation delay of a radio signal received from a second third radio transmitter.

- 29. (Currently amended) The memory module of claim 20, further comprising:
  - d) a processor that is operable to determine the signal strength and the propagation delay of a radio signal received from a first second radio transmitter, the signal strength and the propagation delay of a radio signal received from a second third radio transmitter, and the physical location of the memory module with respect to the second circuit board based upon the determined signal strengths and propagation delays.
- 30. (Currently amended) A computer system for processing data, comprising:
  - a) a memory module for storing data, including:
    - 1) a <u>first</u> circuit board having a plurality of electrical terminals;
    - 2) a volatile memory device mounted on the circuit board;
    - a radio transmitter mounted on the <u>first</u> circuit board, the radio transmitter operable to transmit information related to the number of rows on the memory module and the number of columns on the memory module; and
  - b) a second circuit board physically coupled to a radio receiver that is operable to receive the information from the radio transmitter, the radio receiver operable to provide the received information to a device on the second circuit board thereby enabling a device on the second circuit board to utilize said information to write data to the volatile memory device.
- 31. (Original) The computer system of claim 30 wherein the radio receiver is coupled to a processor that is operable to determine the signal strength of a radio signal transmitted from the

Application No.: 09/981,960

Page 9

radio transmitter.

32. (Original) The computer system of claim 30, wherein the radio receiver is coupled to a

processor that is operable to determine the propagation delay of a radio signal transmitted from

the radio transmitter.

33. (Original) The computer system of claim 30, wherein the radio receiver is coupled to a

processor that is operable to determine the signal strength and the propagation delay of a radio

signal transmitted from the radio transmitter.

34. (Currently amended) The computer system of claim 30, wherein the radio receiver is coupled

to a processor that is operable to determine the physical location of the memory module with

respect to the second circuit board.

35. (Canceled)

36. (Canceled)

37. (Canceled)

38. (Canceled)

Application No.: 09/981,960

39. (Canceled)

40. (Currently amended) A method of determining the <u>number of columns of a memory module</u> and the <u>number of rows of a memory module</u> size of a memory module in a computer system, comprising:

a) installing a memory module on a first circuit board, the memory module including a volatile memory device;

a) b) transmitting memory module information information relating to the number of columns of a memory module and information relating to the number of rows of a memory module from a radio transmitter that is mounted on the first circuit board of the memory module to a radio receiver physically coupled to a second circuit board;

b) c) receiving the memory module information with a radio receiver the radio receiver; and

e) d) utilizing the received memory module information to determine the size of the memory module number of columns of a memory module and the number of rows of a memory module and utilizing the number of columns and the number of rows to write data to a volatile memory device on the memory module.

41. (Currently amended) The method of claim 40, further comprising:

<u>d) e)</u> using the received memory module information to configure a memory controller.

42. (Canceled).

Application No.: 09/981,960

43. (Canceled)

44. (Currently amended) A method of determining the location of a memory module that is

installed in a first circuit board with respect to the first circuit board within a computer system,

comprising:

a) determining the signal strength of a radio signal; and

b) based upon the determined signal strength, determining the physical location of the

memory module with respect to the first circuit board.

45. (Currently amended) A method of determining the location of a memory module within a

computer system that is installed in a first circuit board with respect to the first circuit board,

comprising:

a) determining the signal strength of a first radio signal;

b) determining the signal strength of a second radio signal; and

c) based upon the determined signal strengths, determining the <u>physical</u> location of the

memory module with respect to the first circuit board.

46. (Currently amended) A method of determining the location of a memory module within a

computer system that is installed in a first circuit board with respect to the first circuit board,

comprising:

a) determining the propagation delay of a radio signal; and

- b) based upon the determined propagation delay, determining the <u>physical</u> location of the memory module with respect to the first circuit board.
- 47. (Currently amended) A method of determining the location of a memory module within a computer system that is installed in a first circuit board with respect to the first circuit board, comprising:
  - a) determining the propagation delay of a first radio signal;
  - b) determining the propagation delay of a second radio signal; and
  - c) based upon the determined propagation delays, determining the <u>physical</u> location of the memory module <u>with respect to the first circuit board</u>.
- 48. (Original) The memory module of claim 1, wherein the radio transmitter is operable to transmit information that indicates that the memory module failed a test.
- 49. (Original) The memory module of claim 1, wherein the radio transmitter is operable to transmit information that indicates that the memory module failed self-test.
- 50. (Original) The memory module of claim 1, wherein the radio transmitter is operable to transmit information that indicates that the memory module failed an interconnect test.
- 51. (Original) The memory module of claim 1, wherein the radio transmitter is operable to transmit information that indicates that the memory module failed an error correction code test.